Implement ARMv7 cp15 cache ID registers.